

Graphics Processing Unit






Hellgate: London © 2005-2006 Flagship Studios, Inc. Licensed by NAMCO BANDAI Games America, Inc. Full Spectrum Warrior: Ten Hammers © 2006 Pandemic Studios, LLC. All rights reserved. © 2006 THQ Inc. All rights reserved.

"GPU Computing" makes you think of this...






But with CUDA you also get...







Interactive visualization of volumetric white matter connectivity



lonic placement for molecular dynamics simulation on GPU




Transcoding HD video stream to H.264



Simulation in Matlab using .mex file CUDA function



Astrophysics N-body simulation



Financial simulation of LIBOR model with swaptions




GLAME@lab: An Mscript API for linear Algebra operations on GPU



Ultrasound medical imaging for cancer diagnostics




Highly optimized object oriented molecular dynamics



Cmatch exact string matching to find similar proteins and gene sequences

GPUs Are Fast





GT200 – Consumer Supercomputer




- GT200 theoretical peak performance:
 - 1 TFLOPS single precision
 - 87 GFLOPS double precision
 - Raw memory bandwidth: ~142 GB/sec
 - Linpack (DGEMM) 95% of peak: sustained 82.4 GFLOPS
 - 8 node (8U!) cluster achieves Linpack Rmax 1.25 TFLOPS
- Video game market subsidizes R&D
 - > 100 million units shipped
 - Economies of scale at work: GTX295 costs <\$500!</p>
 - All NVIDIA cards since 2006 support CUDA



Building a 100TF datacenter





"Fast" = High Throughput



- How to design an architecture for throughput?
- Throughput vs Latency
- Maximize parallelism
- Graphics is a throughput problem
- So is scientific computing and many other important and emerging problems!

The Trend




- Era of faster CPUs is over
 - There won't be 10GHz chips
- "Moore's Law" => more transistors => wider units
- It's got to be parallel to be fast
- Not just NVIDIA party line everyone's saying this
- GPUs are already at where CPU are going
 - CPU today = 8 cores
 - GT200 = 240 cores

NVIDIA GPU Architecture




GT200



Streaming Multiprocessor (SM)



- 8 scalar cores (SP) per SM
 - 16K 32-bit registers (64KB)
 - usual ops: float, int, branch, ...
 - special ops: exp, sin, cos, sqrt, mul24, saturate, ...
 - synchronization support
- Shared double precision unit
 - IEEE 754 64-bit floating point
 - fused multiply-add
 - full-speed denorm. operands and results
- Direct load/store to memory
 - high bandwidth (~142 GB/sec)
- Low-latency on-chip memory
 - 16KB available per SM
 - shared amongst threads of a block
 - supports thread communication





Key Architectural Ideas



SM Inst. Cache Const. Cache MT Issue SP SP SP SP SP SP SP SP SFU **SFU** DP Memory

- SIMT (Single Instruction Multiple Thread) execution
 - threads run in groups of 32 called warps
 - threads in a warp share instruction unit (IU)
 - 1 instruction x 32 threads issued in 4 clocks
 - HW automatically handles divergence
- Hardware multithreading
 - HW resource allocation & thread scheduling
 - HW relies on threads to hide latency
 - any warp not waiting for something can run
 - context switching is (basically) free

How do you write fast code?




- Task parallelism is short lived...
 - More cores, more memory latency
- Data parallel is the future
 - Express a problem as data parallel....
 - Maps automatically to a scalable architecture
- CUDA architecture provides an insight into a data parallel future

CUDA – NVIDIA's Parallel Computing Architecture




- PTX ISA and hardware compute engine
- Includes a C-compiler & support for OpenCL and DX11 Compute
- Architected to natively support all computational interfaces (standard languages and APIs)



OpenCL and C for CUDA








Hierarchy of concurrent threads



- Parallel kernel run by many threads
 - all threads execute the same piece of code
 - threads can take different paths through code



- Threads are grouped into thread blocks
 - threads in the same block can cooperate



Threads/blocks have unique IDs

Memory hierarchy



- Thread has registers
- Block has shared memory
 - Fast access by threads (fast like registers/cache)
- Device has off-chip global memory
 - Same DRAM used to store images for graphics
- memcpy over PCIE to/from host memory







Example: Vector Addition Kernel



Device Code

```
// Compute vector sum C = A+B
// Each thread performs one pair-wise addition
  global
          void vecAdd(float* A, float* B, float* C)
    int i = threadIdx.x + blockDim.x * blockIdx.x;
   C[i] = A[i] + B[i];
int main()
    // Run N/256 blocks of 256 threads each
    vecAdd<<< N/256, 256>>>(d A, d B, d C);
```

Example: Vector Addition Kernel



```
// Compute vector sum C = A+B
// Each thread performs one pair-wise addition
 global void vecAdd(float* A, float* B, float* C)
    int i = threadIdx.x + blockDim.x * blockIdx.x;
    C[i] = A[i] + B[i];
                                            Host Code
int main()
    // Run N/256 blocks of 256 threads each
    vecAdd<<< N/256, 256>>>(d A, d B, d C);
```

Example: Host code for vecAdd




```
// allocate and initialize host (CPU) memory
float *h A = ..., *h B = ...;
// allocate device (GPU) memory
float *d A, *d B, *d C;
cudaMalloc( (void**) &d A, N * sizeof(float));
cudaMalloc( (void**) &d B, N * sizeof(float));
cudaMalloc( (void**) &d C, N * sizeof(float));
// copy host memory to device
cudaMemcpy( d A, h A, N * sizeof(float),
  cudaMemcpyHostToDevice) );
cudaMemcpy( d B, h B, N * sizeof(float),
  cudaMemcpyHostToDevice) );
// execute the kernel on N/256 blocks of 256 threads each
vecAdd<<<N/256, 256>>>(d A, d B, d C);
```

Why is this different from a CPU?



- Different goals produce different designs
 - GPU assumes work load is highly parallel
 - CPU must be good at everything, parallel or not
- CPU: minimize latency experienced by 1 thread
 - big on-chip caches
 - sophisticated control logic
- GPU: maximize throughput of all threads
 - # threads in flight limited by resources => lots of resources (registers, bandwidth, etc.)
 - multithreading can hide latency => skip the big caches
 - amortize cost of control logic via SIMT



CUDA C and OpenCL Programming Styles



C for CUDA


- C with parallel keywords
- C runtime that abstracts driver API
- Memory managed by C runtime
- Generates PTX

OpenCL

- Hardware API similar to OpenGL
- Programmer has complete access to hardware device
- Memory managed by programmer
- Generates PTX

Kernel Execution






- Total number of work-items = G_x x G_y
- Size of each work-group = $S_x \times S_y$
- Global ID can be computed from work-group ID and local ID

OpenCL Memory Model (Section 3.3)



- Shared memory model
 - Relaxed consistency
- Multiple distinct address spaces
 - Address spaces can be collapsed depending on the device's memory subsystem
- Address spaces
 - Private private to a work-item
 - Local local to a work-group
 - Global accessible by all workitems in all work-groups
 - Constant read only global space
- Implementations map this hierarchy
 - To available physical memories



VecAdd: Create Memory Objects



```
cl mem memobjs[3];
// allocate input buffer memory objects
memobjs[0] = clCreateBuffer(context,
                            CL MEM READ ONLY // flags
                            CL MEM COPY HOST PTR,
                            sizeof(cl float)*n, // size
                                                // host pointer
                            srcA,
                                                 // error code
                            NULL);
memobjs[1] = clCreateBuffer(context,
                            CL MEM READ ONLY | CL MEM COPY HOST PTR,
                            sizeof(cl float)*n, srcB, NULL);
// allocate input buffer memory object
memobjs[2] = clCreateBuffer(context, CL MEM WRITE ONLY,
                            sizeof(cl float)*n, NULL, NULL);
```

VecAdd: Program and Kernel



```
// create the program
cl program program = clCreateProgramWithSource()
                                  context,
                                                   // string count
                                  1,
                                  &program source, // program strings
                                  NULL,
                                                   // string lengths
                                  NULL);
                                                   // error code
// build the program
cl int err = clBuildProgram(program,
                           0,      // num devices in device list
                           NULL, // device list
                           NULL, // options
                           NULL, // notifier callback function ptr
                           NULL); // user data
// create the kernel
cl kernel kernel = clCreateKernel(program, "vec add", NULL);
```

Creating program objects: Section 5.4.1

Building program executables: Section 5.4.2

Creating kernel objects: Section 5.5.1

VecAdd: Set Kernel Arguments



Spec

Setting kernel arguments: Section 5.5.2 Executing Kernels: Section 6.1

Reading, writing, and

copying buffer objects: Section 5.2.2

VecAdd: Invoke Kernel, Read Output



```
size t global work size[1] = n; // set work-item dimensions
// execute kernel
err = clEnqueueNDRangeKernel (cmd queue, kernel,
                            1,
                                       // Work dimensions
                            NULL,
                                       // must be NULL (work offset)
                            global work size,
                            NULL, // automatic local work size
                            0,
                                       // no events to wait on
                                       // event list
                            NULL,
                            NULL);
                                       // event for this kernel
// read output array
err = clEngueueReadBuffer(
                                   context, memobjs[2],
                                   CL TRUE,
                                                       // blocking
                                   0,
                                   n*sizeof(cl float), // size
  Setting kernel arguments:
                      Section 5.5.2
                                   dst,
                                                      // pointer
  Executing Kernels:
                      Section 6.1
  Reading, writing, and
                                   0, NULL, NULL); // events
    copying buffer objects: Section 5.2.2
```

OpenCL Vector Addition Kernel




```
__kernel: Section 6.7.1
__global: Section 6.5.1
get_global_id(): Section 6.11.1
Data types: Section 6.1
```

OpenCL for Nvidia




- OpenCL is fabulous for developers, the industry consumers and is being driven in large part by NVIDIA!
- The addition of OpenCL and DX11 compute to C for CUDA offers a fantastic array of GPU Computing choices for developers
- C for CUDA:
 - Is the only runtime C environment for GPUs today
 - Has 25,000+ users and 100+ applications
 - Will evolve and co-exist with OpenCL and DX11 compute



Folding at Home




- NVIDIA team total production:
 - top 10% in 2 weeks with 10 GPUs
 - top 0.1% in less than a month with additional GPUs



Folding at Home Performance




nano seconds of simulation per day



DGEMM Performance





CAD Design For Apparel Cloth Physics








CUDA N-Body Simulation






23B interactions/s 30K bodies

GeForce GTX 280: 470 GFlops/s

EvolvedMachines

DVIDIA.

- 130X Speed up
- Simulate the brain circuit
- Sensory computing: vision, olfactory



Real-time Ray Tracing



- Real system
- NVSG-driven animation and interaction
- Programmable shading
- Modeled in Maya, imported through COLLADA
- Fully ray traced

2 million polygonsBump-mappingMovable light source5 bounce reflection/refraction

Adaptive antialiasing



Thank You!



- <u>nvidia.com/cuda</u>
 - <u>nvidia.com/opencl</u>